



## AIUB DSpace Publication Details

<b>Title:</b>	Design of a Multipurpose Ternary Arithmetic Circuit Using CNTFET
<b>Author(s) Name:</b>	Kazi Muhammad Jameel, Mohammad Abdul Mannan, Md. Tanvir Hasan
<b>Contact Email(s):</b>	mdmannan@aiub.edu
<b>Published Journal Name:</b>	Journal of Semiconductor Devices and Circuits
<b>Type of Publication:</b>	Journal
<b>Volume:</b>	3 Issue 1
<b>Publisher:</b>	STM Journals
<b>Publication Date:</b>	2016
<b>ISSN:</b>	2455-3379
<b>URL:</b>	<a href="https://engineeringjournals.stmjournals.in/index.php/JoSDC/article/view/2077">https://engineeringjournals.stmjournals.in/index.php/JoSDC/article/view/2077</a>
<b>Other Related Info.:</b>	Page 13-24

**Citation:** Kazi Muhammad Jameel, Mohammad Abdul Mannan, Md. Tanvir Hasan, “Design of a Multipurpose Ternary Arithmetic Circuit Using CNTFET”, Journal of Semiconductor Devices and Circuits (STM Journals), Vol. 3, Issue 1, pp. 13-24, 2016.



## AIUB DSpace Publication Details

### **Abstract:**

In this paper, a multipurpose ternary arithmetic circuit is presented for ternary processors based on carbon nanotube field effect transistors (CNTFETs). Both addition and subtraction can be performed using same circuit's configuration, which is the special feature of the proposed circuit. The combination of pseudo and complimentary logic structure are employed to blend the binary and ternary logic techniques. The propagation delay and power delay product are 139.5 pico second and 3.18 femto Joule, which indicates significant improvement in power consumption, delay and PDP, compared to few recent ternary full adder designs.

**Keywords:** Ternary arithmetic circuits, ternary full adder, TFA, ternary full subtractor, TFS