Please use this identifier to cite or link to this item:
http://dspace.aiub.edu:8080/jspui/handle/123456789/748
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Bhuyan, Muhibul Haque | - |
dc.contributor.author | Khosru, Quazi Deen Mohd | - |
dc.date.accessioned | 2022-08-25T04:48:57Z | - |
dc.date.available | 2022-08-25T04:48:57Z | - |
dc.date.issued | 2013-01-11 | - |
dc.identifier.citation | M. H. Bhuyan and Q. D. M. Khosru, “Temperature Effects on Threshold Voltage of the Pocket Implanted Fully Depleted Thin Film SOI n-MOSFET,” Proceedings of the International Conference on Engineering Research, Innovation and Education (ICERIE), Shahjalal University of Science and Technology, Sylhet, Bangladesh, 11-13 January 2013, pp. 502-507 | en_US |
dc.identifier.uri | http://dspace.aiub.edu:8080/jspui/handle/123456789/748 | - |
dc.description | Extension of my PhD works. | en_US |
dc.description.abstract | Pocket implantation in the bulk-MOS device causes the Reverse Short Channel Effect (RSCE) that suppresses the Short Channel Effect (SCE). Silicon-On- Insulator (SOI) structure of MOS device has attracted much attention due to improved isolation, reduced parasitic capacitance and enhanced radiation hardness as compared to bulk MOS devices. But this device also suffers from SCE. Therefore, a modified structure of the fully depleted thin film SOI n-MOSFET has been proposed by incorporating the pocket implants both at the source and drain sides to combat SCE. Threshold voltage depends on various temperature dependent parameters like flat band voltage, Fermi potential and depletion layer charge. In this paper, temperature effects on the threshold voltage of the pocket implanted fully depleted thin film SOI n- MOSFET has been studied through simulations. It is observed from simulated results that the threshold voltage increases with decreasing temperature. The pocket profile is based on two linear doping profiles along the channel. So, the simulated results are compared with the results obtained using two different pocket profiles found in the literature incorporating them in the threshold voltage model of the SOI n-MOSFET. The proposed model can be useful in low temperature operation. | en_US |
dc.description.sponsorship | Self-funded. | en_US |
dc.language.iso | en_US | en_US |
dc.publisher | Faculty of Applied Science and Engineering, Shahjalal University of Science and Technology, Sylhet, Bangladesh | en_US |
dc.subject | Pocket implanted MOS device | en_US |
dc.subject | SOI-MOSFET | en_US |
dc.subject | Temperature Effects | en_US |
dc.subject | Threshold Voltage | en_US |
dc.subject | Peak pocket concentration | en_US |
dc.subject | Pocket length | en_US |
dc.subject | Gate Voltage | en_US |
dc.subject | Drain voltage | en_US |
dc.subject | SCE | en_US |
dc.subject | RSCE | en_US |
dc.title | Temperature Effects on Threshold Voltage of the Pocket Implanted Fully Depleted Thin Film SOI n-MOSFET | en_US |
dc.type | Article | en_US |
Appears in Collections: | Publications From Faculty of Engineering |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
Draft_DSpace_Publication_Info_Upload_FE_Prof Muhibul ICERIE Vth SOI.docx | 3.34 MB | Microsoft Word XML | View/Open |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.