Please use this identifier to cite or link to this item:
http://dspace.aiub.edu:8080/jspui/handle/123456789/836
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Sadachika, N. | - |
dc.contributor.author | Yusoff, M. M | - |
dc.contributor.author | Uetsuji, Y. | - |
dc.contributor.author | Bhuyan, Muhibul Haque | - |
dc.contributor.author | Kitamaru, D. | - |
dc.contributor.author | Mattausch, H. J. | - |
dc.contributor.author | Miura-Mattausch, M. | - |
dc.date.accessioned | 2023-01-16T05:56:21Z | - |
dc.date.available | 2023-01-16T05:56:21Z | - |
dc.date.issued | 2005-05-08 | - |
dc.identifier.citation | N. Sadachika, M. M. Yusoff, Y. Uetsuji, M. H. Bhuyan, D. Kitamaru, H. J. Mattausch, M. Miura-Mattausch, L. Weiss, U. Feldmann, and S. Baba, “The Surface-Potential-Based model HiSIM-SOI and its Application to 1/f Noise in Fully-Depleted SOI-MOSFETs,” Technical Proceedings of the Workshop on Compact Modeling (WCM2005), ISBN: 0-9767985-3-0, Nano Science and Technology Institute (NSTI), URL: http://nsti.org/procs/Nanotech2005WCM/2, CA, USA, 8-12 May 2005, pp. 155-158. | en_US |
dc.identifier.issn | ISBN: 0-9767985-3-0 | - |
dc.identifier.uri | http://dspace.aiub.edu:8080/jspui/handle/123456789/836 | - |
dc.description | This was a poster paper. | en_US |
dc.description.abstract | The fully-depleted SOI-MOSFET model HiSIM-SOI for circuit simulation is the first model for circuit simulation based on a complete surface-potential description. HiSIM-SOI solves the surface potentials at all three SOI-surfaces perpendiculars to the channel surface self-consistently. Besides, verification against measured I-V characteristics, HiSIM-SOI is also verified with a 1/f noise analysis, sensitive to the carrier concentration and distribution along the channel. During the noise analysis, it was found that the carrier concentration increase in SOI-MOSFET leads to an enhanced 1/f noise in comparison with the bulk-MOSFET. Therefore, HiSIM-SOI predicts that further reduction of the silicon-layer thickness necessary for achieving higher driving capability will cause unavoidable noise enhancement. | en_US |
dc.description.sponsorship | HU, JP | en_US |
dc.language.iso | en_US | en_US |
dc.publisher | Nano Science and Technology Institute (NSTI) | en_US |
dc.subject | HiSIM-SOI | en_US |
dc.subject | SOI-MOSFET | en_US |
dc.subject | Surface Potential | en_US |
dc.subject | SP-based Model | en_US |
dc.subject | 1/f Noise | en_US |
dc.subject | Circuit Simulation | en_US |
dc.title | The Surface-Potential-Based model HiSIM-SOI and its Application to 1/f Noise in Fully-Depleted SOI-MOSFETs | en_US |
dc.type | Article | en_US |
Appears in Collections: | Publications From Faculty of Engineering |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
Draft_DSpace_Publication_Info_Upload_FE_Prof Muhibul HiSIM-SOI PP.docx | 3.34 MB | Microsoft Word XML | View/Open |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.