Analytical Threshold Voltage Model for Pocket Implanted Fully Depleted Thin Film SOI n-MOSFET

Please use this identifier to cite or link to this item: http://dspace.aiub.edu:8080/jspui/handle/123456789/792

Title:	Analytical Threshold Voltage Model for Pocket Implanted Fully Depleted Thin Film SOI n-MOSFET
Authors:	Bhuyan, Muhibul Haque Khosru, Quazi Deen Mohd
Keywords:	Pocket implanted MOS device SOI-MOSFET Threshold Volage Drain Voltage Gate Voltage Pocket length Pocket concentration Thin Film MATLAB Simulation SCE RSCE
Issue Date:	2-Oct-2012
Publisher:	Bangladesh Electronics and Informatics Society
Citation:	M. H. Bhuyan and Q. D. M. Khosru, “Analytical Threshold Voltage Model for Pocket Implanted Fully Depleted Thin Film SOI n-MOSFET,” Proceedings of the National Conference on Electronics and ICT for National Development organized by the Bangladesh Electronics Society, Dhaka, 3-4 October 2012, pp. 238-242.
Abstract:	In this paper, a modified structure of the fully depleted thin film SOI n-MOSFET has been proposed by implanting symmetric pockets both at the source and drain sides. Then an analytical threshold voltage model for this proposed structure has been presented. The model has been simulated in a MATLAB environment for different pocket profile parameters and device dimensions. Simulation results reveal that the incorporation of pockets in the thin film SOI n-MOSFET can suppress the short channel effects significantly.
URI:	http://dspace.aiub.edu:8080/jspui/handle/123456789/792
Appears in Collections:	Publications From Faculty of Engineering

Files in This Item:

File	Description	Size	Format
Draft_DSpace_Publication_Info_Upload_FE_Prof Muhibul BEIS SOI Vth.docx		3.34 MB	Microsoft Word XML	View/Open

AIUB DSpace